Cadence SPB Allegro and OrCAD 17.40.000-2019 HF005 x64

Cadence Design Systems, Inc. , the leader in global electronic design innovation, has unveiled a new of improvements in hot fix 005 to the Cadence SPB Allegro and OrCAD 17.40 families of products aimed at boosting performance and productivity through improvements features and big fixed issues.

– ADW DBEDITOR Error when running Create & Verify Schematic.
– ADW DBEDITOR Sizable and HAS_FIXED_SIZE symbols cannot finish step ‘Create & Verify Test Schematic’
– ALLEGRO_EDITOR ARTWORK Mechanical Pin buried in Shape, the pad shape is not output.
– ALLEGRO_EDITOR CROSS_SECTION ‘Quick Report’ – ‘Cross-Section Report’ causes PCB Editor to crash
– ALLEGRO_EDITOR DATABASEUnused Pad Suppression removes pin connected to shape using Net_short property
– ALLEGRO_EDITOR DATABASESuppress pads does not work if vias are placed within a pad on outer layers
– ALLEGRO_EDITOR DATABASESuppress unconnected pads and same net spacing not working correctly when placed within a thru pin pad
– ALLEGRO_EDITOR INTERACTIV Output Symbol pin report cannot be displayed quickly within the embedded HTML viewer
– ALLEGRO_EDITOR INTERACTIV Moving a group to a specific area causes PCB Editor to stop responding
– ALLEGRO_EDITOR IN_DESIGN_ANA Unable to complete crosstalk simulation
– ALLEGRO_EDITOR MANUFACTThe Variant command creates an incorrect Assembly Drawing
– ALLEGRO_EDITOR PLACEMENT Function swap performed between different devices
– ALLEGRO_EDITOR SKILL Add more details about the parameters for documentation of axlDBTextBlockCreate()
– ALLEGRO_EDITOR STEP ‘STEP Package Mapping’ crashes PCB Editor
– ALLEGRO_EDITOR UI_FORMSImporting .dxf will change the location of the board file to the location from where the DXF is imported.
– ALLEGRO_EDITOR UI_FORMS’new_filedialog_disable’ variable is available in release 17.4-2019 HotFix 002 but not in HotFix 003
– ALLEGRO_EDITOR UI_FORMSForm displays garbled text when customized for Chinese.
– ALLEGRO_EDITOR UI_FORMSTab key behavior in Grid form: Does not skip read-only fields
– ALLEGRO_EDITOR UI_FORMSDrop-down behavior in Grid forms: Needs two clicks to open
– ALLEGRO_EDITOR UI_GENERAL Release 17.4-2019: Unable to save boards in directory containing special characters – accented E
– ALLEGRO_EDITOR UI_GENERAL Net name not displayed in PCB Editor in release 17.4-2019, HotFix 003
– ALLEGRO_EDITOR UI_GENERAL Net names not displayed correctly for pins in release 17.4-2019
– ALLEGRO_EDITOR UI_GENERAL Exporting libraries to an existing folder is not working with PCB Editor in release 17.4-2019
– ALLEGRO_EDITOR UI_GENERAL Export Libraries and Browse Destination Directory do not close dialog box when selecting folder
– ALLEGRO_EDITOR VALOR EXPORT ODB++ fails due to Extracta error
– ALLEGRO_EDITOR VALOR Extracta license error when running ODB++ from OrCAD PCB Designer products
– ALLEGRO_PROD_TOOLB OTHERS Issue with OrCAD Productivity Toolbox not showing LabelTune in the menus
– APD SHAPE Crash when manually voiding shape using Shape > Manual Void > Polygon
– APD SKILL Assigning an RKO group to a shape using SKILL reveals drc update bug
– CAPTUREDRC Run DRC in batch using Tcl command
– CAPTUREGENERAL Update Properties is very slow in release 17.4-2019
– CAPTUREGENERAL Release 17.4-2019: OrCAD Capture stops responding on selecting Update Properties
– CAPTUREONLINEDRC Creating netgroup crashes OrCAD Capture in release 17.4-2019
– CAPTUREOTHER Place part’ pop-up option in PSpice component search window is not working
– CAPTUREOTHER Capture CIS is not in the Venture Design Authoring suite
– CAPTUREPCBFLOW Design Sync, board to schematic, is not creating layers in Constraint Manager
– CIS PART_MANAGER Release 17.4-2019: On clicking in ‘Update Parts’ window, OrCAD Capture CIS covers Part Manager window
– CIS PART_MANAGER Capture crashes when the Part Manager window is moved to a second monitor
– CM HIERARCHY patchData/isr.txt missing from release 17.4-2019, HotFix 003
– CONCEPT_HDL CORE Hard location assigned in Attribute dialog goes back to Soft Location in Change command
– CONCEPT_HDL CORE Orphan NetGroups/PortGroups cannot be removed
– CONCEPT_HDL CORE Missing pin numbers after packager run
– CONCEPT_HDL CORE Signal not showing up in the global navigation window
– CONCEPT_HDL CORE Allegro Design Entry HDL crashes when adding net name
– CONCEPT_HDL CORE Orphan NetGroups cannot be deleted
– CONCEPT_HDL CORE Orphan NetGroups appear in Constraint Manager.
– CONSTRAINT_MGR UI_FORMSColumns do not auto adjust when zooming in the font size within CM
– CONSTRAINT_MGR UI_FORMSCell selection method for clearing values has changed in Constraint Manager in release 17.4-2019
– F2B BOM BOM Generation fails when Template File Customizeâ button is clicked or Output file is changed
– FLOWS PROJMGR Project Manager shows licensing error pop-up when selecting Allegro PCB Designer (Layout) license.
– FLOWS PROJMGR Licensing error in Project Manager when using Allegro PCB Designer license
– MODEL_INTEGRITY GUI Cannot open .ibs model in Model Integrity editor in release 17.4-2019
– PULSE SERVER Release 17.4-2019, HotFix 003: Part Information Manager error (SPDWUB-6) for SSL-enabled server configuration
– SIP_LAYOUT DIE_ABSTRACT_ Die Abstract Library Manager options must be updated to accommodate overrides
– SIP_LAYOUT SHAPE Unexpected auto-voiding of a dynamic shape: deformed arcs
– SIP_LAYOUT SHAPE Irregular notch in shape voiding
– SYSTEM_CAPTURE DOCKED_CM CM, Electrical: Units being used are different from the column defaults when no units are entered manually
– SYSTEM_CAPTURE FORMAT_OBJECT The con:: commands should override any default values set for objects.
– SYSTEM_CAPTURE MISCELLANEOUS Text size is bigger for a few Signal Names even when the Font type and size are same for all Text

Cadence OrCAD and Allegro 17.4-2019 is a sleeker and more modern version of the OrCAD and Allegro release, with enhanced usability and a slew of new productivity- enhancing features. You get more intuitive and easy- to- use flows that enable optimized schematic- to- board- to- manufacturing transitions. So, whether you design schematics, work with physical layouts, manage or create libraries and parts, or administer ECAD processes, there are features in this release that will benefit you.
Starting with OrCAD and Cadence Allegro PCB – Tutorial for Beginners

Cadence enables global electronic design innovation and plays an essential role in the creation of today’s integrated circuits and electronics. Customers use Cadence software, hardware, IP and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers and research facilities around the world to serve the global electronics industry.

Product: Cadence SPB Allegro and OrCAD
Version: 17.40.000-2019 HF005
Supported Architectures: x64
Website Home Page : http://www.cadence.com
Language: english
System Requirements: PC *
Supported Operating Systems: *
Software Prerequisites: Cadence SPB Allegro and OrCAD 17.40.000- 2019 and above
Size: 2.7 Gb

System Requirements:
OS: Windows 10 (64-bit) Professional, Windows Server 2012 (All Service Packs); Windows Server 2012 R2; Windows Server 2016.
CPU: Intel Core i7 4.30 GHz or AMD Ryzen 7 4.30 GHz with at least 4 cores
Memory: 16 GB RAM
Space: 50 GB free disk space (SSD drive is recommended)
Display: 1920 x 1200 display resolution with true color (at least 32bit color)
GPU: A dedicated graphics card supporting OpenGL, minimum 2GB (with additional support for DX11 for 3D Canvas)
Monitors: Dual monitors (For physical design)
Supported MATLAB Version: R2019A-64Bit (For the PSpice-MATLAB interface)